MT8806 8 x 4 Analog Switch Array

## Features

- Internal control latches and address decoder
- Short set-up and hold times
- Wide operating voltage: 4.5 V to 13.2 V
- 12Vpp analog signal capability
- $R_{\text {ON }} 65 \Omega$ max. @ $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- $\Delta \mathrm{R}_{\mathrm{ON}} \leq 10 \Omega @ \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- Full CMOS switch for low distortion
- Minimum feedthrough and crosstalk
- Separate analog and digital reference supplies
- Low power consumption ISO-CMOS technology


## Applications

- Key systems
- PBX systems
- Mobile radio
- Test equipment/instrumentation
- Analog/digital multiplexers
- Audio/Video switching

ISSUE3
Ordering Information
MT8806AE 24 Pin Plastic DIP (600 mil)
MT8806AP 28 Pin PLCC
$-40^{\circ}$ to $85^{\circ} \mathrm{C}$

## Description

The Mitel MT8806 is fabricated in MITEL's ISOCMOS technology providing low power dissipation and high reliability. The device contains a $8 \times 4$ array of crosspoint switches along with a 5 to 32 line decoder and latch circuits. Any one of the 32 switches can be addressed by selecting the appropriate five address bits. The selected switch can be turned on or off by applying a logical one or zero to the DATA input. $V_{S S}$ is the ground reference of the digital inputs. The range of the analog signal is from $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{EE}}$. Chip Select (CS) allows the crosspoint array to be cascaded for matrix expansion.



24 PIN PLASTIC DIP


28 PIN PLCC

Figure 2 - Pin Connections

## Pin Description

| Pin \# |  | Name | Description |
| :---: | :---: | :---: | :---: |
| PDIP | PLCC |  |  |
| 1-3 | 1-3 | Y2-Y0 | Y2-Y0 Analog (Inputs/Outputs): these are connected to the Y2-Y0 columns of the switch array. |
| 4 | 6 | DATA | DATA (Input): a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High. |
| 5 | 7 | X0 | X0 Analog (Input/Output): this is connected to the X0 row of the switch array. |
| 6 | 8 | AX0 | X0 Address Line (Input). |
| 7 | 9 | X1 | X1 Analog (Input/Output): this is connected to the X1 row of the switch array. |
| 8 | 10 | AX1 | X1 Address Line (Input). |
| 9 | 11 | X2 | X2 Analog (Input/Output): this is connected to the X2 row of the switch array. |
| 10 | 12 | CS | Chip Select (Input): this is used to select the device. Active High. |
| 11 | 13 | X3 | X3 Analog (Input/Output): this is connected to the X3 row of the switch array. |
| 12 | 14 | $\mathrm{V}_{S S}$ | Digital Ground Reference. |
| 13 | 15 | $\mathrm{V}_{\mathrm{EE}}$ | Negative Power Supply. |
| 14-16 | $\begin{gathered} 16,17, \\ 20 \end{gathered}$ | AYO-AY2 | Y0 -Y2 Address Lines (Inputs). |
| 17 | 21 | STROBE | STROBE (Input): enables function selected by address and data. Address must be stable before STROBE goes high and DATA must be stable on the falling edge of the STROBE. Active High. |
| 18 | 22 | RESET | Master RESET (Input): this is used to turn off all switches regardless of the condition of CS. Active High. |
| 19-23 | 23-27 | Y7-Y3 | Y7-Y3 Analog (Inputs/Outputs): these are connected to the Y7-Y3 columns of the switch array. |
| 24 | 28 | VDD | Positive Power Supply. |
|  | $\begin{gathered} 4,5, \\ 18,19 \end{gathered}$ | NC | No Connect. |

## Functional Description

The MT8806 is an analog switch matrix with an array size of $8 \times 4$. The switch array is arranged such that there are 8 columns by 4 rows. The columns are referred to as the Y inputs/outputs and the rows are the X inputs/outputs. The crosspoint analog switch array will interconnect any XI I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 32 bit write only RAM in which the bits are selected by the address inputs (AYO-AY2, AXO \& AX1). Data is presented to the memory on the DATA input. Data is asynchronously written into memory whenever both the CS (Chip Select) and the STROBE inputs are high and is latched on the falling edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical " 0 " turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of $X$ and $Y$ inputs/ outputs can be interconnected by establishing appropriate patterns in the control memory. A logical " 1 " on the RESET input will asynchronously return all memory locations to logical " 0 " turning off all crosspoint switches regardless of whether CS is high or low. Two voltage reference pins ( $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{EE}}$ ) are provided for the MT8806 to enable switching of negative analog signals. The range for digital signals is from $V_{D D}$ to $V_{S S}$ while the range for analog signals is from $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{EE}} . \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{EE}}$ pins can be tied together if a single voltage reference is needed.

## Address Decode

The five address inputs along with the STROBE and CS (Chip Select) inputs are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be low and CS must go high while the address and data are set up. Then the STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is high, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the falling edge of STROBE in order for correct data to be written to the latch.

Absolute Maximum Ratings** Voltages are with respect to $V_{\text {EE }}$ unless otherwise stated.

|  | Parameter | Symbol | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 15.0 | V |
|  |  | $\mathrm{~V}_{\mathrm{SS}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 2 | Analog Input Voltage | $\mathrm{V}_{\mathrm{INA}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 3 | Digital Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 4 | Current on any I/O Pin | I |  | $\pm 15$ | mA |
| 5 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| 6 | Package Power Dissipation | PLASTIC DIP | $\mathrm{P}_{\mathrm{D}}$ |  | 0.6 |
| W |  |  |  |  |  |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to $\mathrm{V}_{\text {EE }}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | $\mathrm{T}_{\mathrm{O}}$ | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| 2 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 |  | 13.2 | V |  |
| 3 | Analog Input Voltage | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\mathrm{DD}}-4.5$ | V |  |
| 4 | Digital Input Voltage | $\mathrm{V}_{\mathrm{INA}}$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |

DC Electrical Characteristics ${ }^{\dagger}$ - Voltages are with respect to $\mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Quiescent Supply Current | IDD |  | 1 | 100 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $V_{D D}$ |
|  |  |  |  | 0.4 | 1.5 | mA | All digital inputs at $\mathrm{V}_{\mathrm{IN}}=2.4+$ $\mathrm{V}_{\mathrm{SS}} ; \mathrm{V}_{\mathrm{SS}}=7.0 \mathrm{~V}$ |
|  |  |  |  | 5 | 15 | mA | All digital inputs at $\mathrm{V}_{\mathrm{IN}^{\prime}=3.4 \mathrm{~V}}$ |
| 2 | Off-state Leakage Current (See G. 9 in Appendix) | Ioff |  | $\pm 1$ | $\pm 500$ | nA | $I V_{X_{i}}-V_{Y j} I=V_{D D}-V_{E E}$ $\text { See Appendix, Fig. A. } 1$ |
| 3 | Input Logic "0" level | $\mathrm{V}_{\text {IL }}$ |  |  | $\begin{gathered} 0.8+V_{s} \\ \mathrm{~s} \\ \hline \end{gathered}$ | V | $\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |
| 4 | Input Logic "1" level | $\mathrm{V}_{\mathrm{IH}}$ | $2.0+\mathrm{V}_{\text {SS }}$ |  |  | V | $\mathrm{V}_{\mathrm{SS}}=6.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |
| 5 | Input Logic "1" level | $\mathrm{V}_{\mathrm{IH}}$ | 3.3 |  |  | V |  |
| 6 | Input Leakage (digital pins) | $\mathrm{I}_{\text {LEAK }}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $V_{D D}$ |

$\dagger$ DC Electrical Characteristics are over recommended temperature range.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
DC Electrical Characteristics- Switch Resistance - $V_{D C}$ is the external $D C$ offset applied at the analog $I / O$ pins.

|  | Characteristics | Sym | $25^{\circ} \mathrm{C}$ |  | $70^{\circ} \mathrm{C}$ |  | $85^{\circ} \mathrm{C}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Max | Typ | Max | Typ | Max |  |  |
| 1 | On-state $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ <br> Resistance $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ <br> (See G.1, G. G .3 in  <br> Appendix)  | R ON | $\begin{array}{\|c\|} \hline 45 \\ 55 \\ 120 \end{array}$ | $\begin{gathered} \hline 65 \\ 75 \\ 185 \end{gathered}$ |  | $\begin{gathered} \hline 75 \\ 85 \\ 215 \end{gathered}$ |  | $\begin{gathered} \hline 80 \\ 90 \\ 225 \end{gathered}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mathrm{~V}_{\mathrm{Xi}}-\mathrm{V}_{\mathrm{Yj}}=0.4 \mathrm{~V} \\ & \text { See Appendix, Fig. A. } 2 \end{aligned}$ |
| 2 | Difference in on-state resistance between two switches (See G. 4 in Appendix) | $\Delta \mathrm{R}_{\mathrm{ON}}$ | 5 | 10 |  | 10 |  | 10 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0, \\ & \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mathrm{IV}_{\mathrm{Xi}_{\mathrm{i}}-V_{\mathrm{YJ}}=0.4 \mathrm{~V}} \\ & \text { See Appendix, Fig. A. } 2 \end{aligned}$ |

AC Electrical Characteristics ${ }^{\dagger}$ - Crosspoint Performance - Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{OV}$,
$\mathrm{V}_{\mathrm{EE}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Switch I/O Capacitance | $\mathrm{C}_{S}$ |  | 20 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 2 | Feedthrough Capacitance | $\mathrm{C}_{\mathrm{F}}$ |  | 0.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Frequency Response Channel "ON" <br> 20LOG $\left(\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{Xi}}\right)=-3 \mathrm{~dB}$ | $\mathrm{F}_{3 \mathrm{~dB}}$ |  | 45 |  | MHz | $\begin{aligned} & \text { Switch is "ON"; VINA }=2 \mathrm{Vpp} \\ & \text { sinewave; } \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \text { See Appendix, Fig. A. } 3 \end{aligned}$ |
| 4 | Total Harmonic Distortion (See G.5, G. 6 in Appendix) | THD |  | 0.01 |  | \% | Switch is "ON"; $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $f=1 \mathrm{kHz} ; R_{L}=1 \mathrm{k} \Omega$ |
| 5 | ```Feedthrough Channel "OFF" Feed.=20LOG (V (VUT (See G.8 in Appendix)``` | FDT |  | -95 |  | dB | All Switches "OFF"; $\mathrm{V}_{\text {INA }}=$ 2Vpp sinewave; $f=1 \mathrm{kHz}$; $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$. <br> See Appendix, Fig. A. 4 |
| 6 | Crosstalk between any two channels for switches Xi-Yi and Xj-Yj. $\text { Xtalk=20LOG }\left(\mathrm{V}_{\mathrm{Y}_{\mathrm{j}}} / \mathrm{V}_{\mathrm{Xi}}\right) .$ <br> (See G. 7 in Appendix). | $\mathrm{X}_{\text {talk }}$ |  | -45 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave <br> $\mathrm{f}=10 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=75 \Omega$. |
|  |  |  |  | -90 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave <br> $\mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=600 \Omega$. |
|  |  |  |  | -85 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $\mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega .$ |
|  |  |  |  | -80 |  | dB | $\begin{aligned} & V_{\text {INA }}=2 \mathrm{Vpp} \text { sinewave } \\ & f=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega . \end{aligned}$ <br> Refer to Appendix, Fig. A. 5 for test circuit. |
| 7 | Propagation delay through switch | $t_{P S}$ |  |  | 30 | ns | $R_{L}=1 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5 dB better.
AC Electrical Characteristics ${ }^{\dagger}$ - Control and I/O Timings- Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}$,
$\mathrm{V}_{\mathrm{EE}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Control Input crosstalk to switch (for CS, DATA, STROBE, Address) | CX ${ }_{\text {talk }}$ |  | 30 |  | mVpp | $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}=3 \mathrm{~V}$ squarewave; $R_{I N}=1 \mathrm{k} \Omega, R_{L}=10 \mathrm{k} \Omega$. See Appendix, Fig. A. 6 |
| 2 | Digital Input Capacitance | $\mathrm{C}_{\text {DI }}$ |  | 10 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Switching Frequency | $\mathrm{F}_{\mathrm{O}}$ |  |  | 20 | MHz |  |
| 4 | Setup Time DATA to STROBE | $\mathrm{t}_{\mathrm{DS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 5 | Hold Time DATA to STROBE | $\mathrm{t}_{\mathrm{DH}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 6 | Setup Time Address to STROBE | $\mathrm{t}_{\text {AS }}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 7 | Hold Time Address to STROBE | $\mathrm{t}_{\text {AH }}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 8 | Setup Time CS to STROBE | $\mathrm{t}_{\mathrm{CSS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 9 | Hold Time CS to STROBE | $\mathrm{t}_{\mathrm{CSH}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 10 | STROBE Pulse Width | $\mathrm{t}_{\text {SPW }}$ | 20 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 11 | RESET Pulse Width | $\mathrm{t}_{\text {RPW }}$ | 40 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 12 | STROBE to Switch Status Delay | $t_{S}$ |  | 40 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 13 | DATA to Switch Status Delay | $t_{D}$ |  | 50 | 100 | ns | $R_{L}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| 14 | RESET to Switch Status Delay | $\mathrm{t}_{\mathrm{R}}$ |  | 35 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
Digital Input rise time (tr) and fall time (tf) $=5 \mathrm{~ns}$.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
Refer to Appendix, Fig. A. 7 for test circuit.


Figure 3 - Control Memory timing Diagram

* See Appendix, Fig. A. 7 for switching waveform

| AX0 | AX1 | AYO | AY1 | AY2 | Connection |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | X0-Y0 |
| 0 | 0 | 1 | 0 | 0 | X0-Y1 |
| 0 | 0 | 0 | 1 | 0 | X0-Y2 |
| 0 | 0 | 1 | 1 | 0 | X0-Y3 |
| 0 | 0 | 0 | 0 | 1 | X0-Y4 |
| 0 | 0 | 1 | 0 | 1 | X0-Y5 |
| 0 | 0 | 0 | 1 | 1 | X0-Y6 |
| 0 | 0 | 1 | 1 | 1 | X0-Y7 |
| $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $0$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{X} 1-\mathrm{Y} 0 \\ \downarrow \downarrow \\ \mathrm{X} 1-\mathrm{Y} 7 \end{gathered}$ |
| $\begin{aligned} & 0 \\ & \downarrow \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{X} 2-\mathrm{YO} \\ \downarrow \downarrow \\ \mathrm{X} 2-\mathrm{Y} 7 \end{gathered}$ |
| $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & \downarrow \\ & 1 \end{aligned}$ | $\begin{gathered} \text { X3-Y0 } \\ \downarrow \downarrow \\ \text { X3-Y7 } \end{gathered}$ |

Table 1. Address Decode Truth Table

